Normal view MARC view ISBD view

Design and verification of reconfigurable floating point arithmetic components [electronic resource: Project Report] prof. Jayashree, H V.

Chetan, K P. Reddy, K L Diwakara. Karthik, K R.

Design and verification of reconfigurable floating point arithmetic components [electronic resource: Project Report] prof. Jayashree, H V. - Bangalore PESIT - NULL .

Subjects--Topical Terms:
verification,reconfigurable,floating,point,arithmetic,components,[electronic,resource:,Project,Report]

Dewey Class. No.: PREC16-1556

Place hold
Print
Cite
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)