Design and Implementation of Baseband Digital Adaptive FM Demodulator (Record no. 234731)
[ view plain ]
| 000 -LEADER | |
|---|---|
| fixed length control field | 01630nam a2200145Ia 4500 |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
| fixed length control field | 231221s9999 xx 000 0 und d |
| 041 ## - LANGUAGE CODE | |
| Language code of text/sound track or separate title | English |
| 082 ## - DEWEY DECIMAL CLASSIFICATION NUMBER | |
| Classification number | CPEC17-1533 |
| 100 ## - MAIN ENTRY--PERSONAL NAME | |
| Personal name | Sreesha, Y M. Suraj Rao B. Nishchith Jain S. Sambasiva Rao, V. |
| 245 #0 - TITLE STATEMENT | |
| Title | Design and Implementation of Baseband Digital Adaptive FM Demodulator |
| 260 ## - PUBLICATION, DISTRIBUTION, ETC. | |
| Date of publication, distribution, etc. | 2017 |
| 500 ## - GENERAL NOTE | |
| General note | 2nd International Conference on Circuits, Controls and Communications, RNSIT, Bengaluru, December 15-16, 2017. Design and Implementation of Baseband Digital Adaptive FM Demodulator Sreesha, Y M. Suraj Rao B. Nishchith Jain S. Sambasiva Rao, V. |
| 510 ## - CITATION/REFERENCES NOTE | |
| Name of source | With the advent of technology, the communication has been majorly into digital domain, the modulation and demodulation schemes are mostly implemented in this domain. Also, the systems are designed to be versatile in such a way that they are capable of adapting to various changes in terms of the modulation schemes, data rates and various other parameters. In this paper, the base-band digital FM demodulator is implemented and designed to be adaptive to selective carrier frequency, frequency sensitivity and variable message frequency. FM modulation is implemented using the concept of direct method with the help of numerically controlled oscillator (NCO). Demodulation is implemented using the concept of indirect method which employs digital phase locked loop (DPLL).The Loop Filter is designed on a Microcontroller (Arduino Due 32 bit ARM) while the Phase Detector and the NCO parts of the DPLL are designed and implemented on FPGA to make the system adaptive. Such demodulators |
| 942 ## - ADDED ENTRY ELEMENTS (KOHA) | |
| Koha item type | Institutional repository |
| Date last seen | Total checkouts | Full call number | Accession number | Uniform resource identifier | Price effective from | Category | Lost status | Damaged status | Department | Withdrawn status | Home library | Current library | Shelving location | Entry date | Grants | Currency symbol | Conversion rate | Discount | Old discount |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 26/01/2024 | CPEC17-1533 | IR1533 | https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=8394170 | 26/01/2024 | Institutional repository | Central Library | Central Library | Central Library | Central Library | EC | RS | 1 |