Normal view MARC view ISBD view

Efficient design and FPGA implementation of JPEG encoder using verilog HDL

By:

Material type:

TextLanguage: English Publication details: 2011Subject(s):

DDC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Collection	Call number	Status	Barcode
Institutional repository	Central Library Central Library	EC	CPEC11-601 (Browse shelf(Opens below))	Available	IR601

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	CPEC11-596 A novel two-stage self correcting GPS-free localization algorithm for GSM mobiles	CPEC11-597 Mutual information with filterbank equalization for MIMO frequency selective channels	CPEC11-600 Design and performance evaluation of Hybrid Prefix Adder and carry increment adder in 90nm regime	CPEC11-601 Efficient design and FPGA implementation of JPEG encoder using verilog HDL	CPEC11-603 Design and Implementation of a Linear Transconductance Amplifier with a Digitally Controlled Current Source	CPEC11-604 Simulated propagation through leafy vegetation	CPEC11-605 Design of High Speed Adders Using CMOS and Transmission Gates in Submicron Technology: A Comparative Study	Next

There are no comments on this title.

to post a comment.