Normal view MARC view ISBD view

Design Of Optimized Reversible Binary And Bcd Adders

By:

Nagamani, A N. Ashwin, S. Vinod Kumar Agrawal

Material type:

TextLanguage: English Publication details: 2015Subject(s):

Desig, O, Optimize, Reversibl, Binar, An, Bc, Adders

DDC classification:

CPEC15-1062

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Collection	Call number	Status	Barcode
Institutional repository	Central Library Central Library	EC	CPEC15-1062 (Browse shelf(Opens below))	Available	IR1062

Browsing Central Library shelves, Shelving location: Central Library, Collection: EC Close shelf browser (Hides shelf browser)

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	CPEC15-1053 Design Of Quantum Cost And Delay-Optimized Reversible Wallace Tree Multiplier Using Compressors	CPEC15-1058 Implementation Of Low Frequency Transceiver On FPGA	CPEC15-1059 Tracking Rapidly Moving Signal Sources Using An Array Of Sensors	CPEC15-1062 Design Of Optimized Reversible Binary And Bcd Adders	CPEC15-1064 Fpga Implementation Of Reconfigurable Modulation System	CPEC15-1065 Design And Evaluation Of Fpga Based Frequency Demodulators	CPEC15-1067 Modulation Of Cardiac Autonomic Regulation With Yoga Therapy In Alcoholic Patients: A Pilot Study Using Nonlinear Measures Of Heart Rate Variability	Next

Design Of Optimized Reversible Binary And Bcd Adders A N Nagamani1, Ashwin S2, Vinod Kumar Agrawal3 1,2 Department of Electronics and Communication Engineering, PES Institute of Technology, Bangalore, INDIA 3Director CORI, Professor , Department of Information Science and engineering, PES Institute of Technology, Bangalore, INDIA Email id: nagamani@pes.edu1, ashwinsmnth@gmail.com2 , vk.agrawal@pes.edu3 International Conference on Conference - VLSI Systems, Architecture, Technology and Applications (VLSI-SATA), pp. 1-5, Publisher IEEE, August 2015

There are no comments on this title.

to post a comment.