Normal view MARC view ISBD view

Design And Evaluation Of Universal Modulators

By:

Vaishnavi. Titiksha. Vinay. Manikandan, J

Material type:

TextLanguage: English Publication details: 2015Subject(s):

Evaluation,Universal,Modulators

DDC classification:

CPEC15-1080

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Collection	Call number	Status	Barcode
Institutional repository	Central Library Central Library	EC	CPEC15-1080 (Browse shelf(Opens below))	Available	IR1080

Browsing Central Library shelves, Shelving location: Central Library, Collection: EC Close shelf browser (Hides shelf browser)

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	CPEC15-1077 fpga implementation of reconfigurable frequency demodulators	CPEC15-1078 Sparse Representation Using Optimum Threshold Based Relevance Vector Machines	CPEC15-1079 Sar Image Compression Using Relevance Vector Machine	CPEC15-1080 Design And Evaluation Of Universal Modulators	CPEC15-1081 Design And Development Of A Mobile Wireless Video Streaming Mote	CPEC15-1082 Performance Trade-Off In Decision Diagram Based Synthesis Of Reversible Logic Circuits	CPEC15-1083 Design Of Optimized Reversible Multiplier For High Speed Dsp Application	Next

Design And Evaluation Of Universal Modulators Vaishnavi, Titiksha, Vinay and Manikandan J Department of Telecommunication, PES Institute of Technology, Bangalore Crucible of Research and Innovation (CORI), PES University, Bangalore Department of ECE, PES University, Bangalore Email: manikandanj@pes.edu 12th IEEE INDICON Conference, Delhi, pp.1-5, December 2015 ABSTRACT:

There are no comments on this title.

to post a comment.