<?xml version="1.0" encoding="UTF-8"?>
<mods xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://www.loc.gov/mods/v3" version="3.1" xsi:schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-1.xsd">
  <titleInfo>
    <title>SOC for Image Processing Using SIFT Accelerator</title>
  </titleInfo>
  <name type="personal">
    <namePart>Akshatha V Murthy. B Rajeshwari.</namePart>
    <role>
      <roleTerm authority="marcrelator" type="text">creator</roleTerm>
    </role>
  </name>
  <typeOfResource>text</typeOfResource>
  <originInfo>
    <place>
      <placeTerm type="code" authority="marccountry">xx</placeTerm>
    </place>
    <dateIssued>2019</dateIssued>
    <dateIssued encoding="marc">9999</dateIssued>
    <issuance>monographic</issuance>
  </originInfo>
  <language>
    <languageTerm authority="iso639-2b" type="code">und</languageTerm>
  </language>
  <language>
    <languageTerm authority="iso639-2b" type="code">Eng</languageTerm>
  </language>
  <language>
    <languageTerm authority="iso639-2b" type="code">lis</languageTerm>
  </language>
  <language>
    <languageTerm authority="iso639-2b" type="code">h</languageTerm>
  </language>
  <physicalDescription>
    <form authority="marcform">print</form>
  </physicalDescription>
  <note>Document Embedding Generation for Cyber-Aggressive Comment Detection using Supervised Machine Learning Approach Shylaja, S S. Abhishek Narayanan. Abhijith Venugopal. Abhishek Prasad.</note>
  <classification authority="ddc">CPEC19-1946</classification>
  <relatedItem type="isReferencedBy">
    <note>In this paper, we have implemented System on Chip (SoC) for SIFT algorithm by integrating designed and library IPs. In this algorithm, we have verified for feature transforms like rotation, intensity increase and decrease. The key points are detected for the given image and compared with that of transformed images. The key point matching achieved is up to 99.8%. It is also verified that Scale Invariant Feature Transform (SIFT) algorithm works for any image format. The algorithm is implemented in Xilinx model composer and then it is converted to Xilinx system generator block for Field Programable Gate Arrays (FPGA) implementation. FPGA used is Zynq-7000 xc7z020clg484-1.</note>
  </relatedItem>
  <recordInfo>
    <recordCreationDate encoding="marc">231221</recordCreationDate>
  </recordInfo>
</mods>
