000			01208nam a2200145Ia 4500
008			231221s9999 xx 000 0 und d
041			_aEnglish
082			_aCPEC19-1946
100			_aAkshatha V Murthy. B Rajeshwari.
245		0	_aSOC for Image Processing Using SIFT Accelerator
260			_c2019
500			_aDocument Embedding Generation for Cyber-Aggressive Comment Detection using Supervised Machine Learning Approach Shylaja, S S. Abhishek Narayanan. Abhijith Venugopal. Abhishek Prasad.
510			_aIn this paper, we have implemented System on Chip (SoC) for SIFT algorithm by integrating designed and library IPs. In this algorithm, we have verified for feature transforms like rotation, intensity increase and decrease. The key points are detected for the given image and compared with that of transformed images. The key point matching achieved is up to 99.8%. It is also verified that Scale Invariant Feature Transform (SIFT) algorithm works for any image format. The algorithm is implemented in Xilinx model composer and then it is converted to Xilinx system generator block for Field Programable Gate Arrays (FPGA) implementation. FPGA used is Zynq-7000 xc7z020clg484-1.
942			_cIR
999			_c236667 _d236667